Investigation on the Effects of Interconnect RC in 3nm Technology Node Using Path-Finding Process Design Kit.
IEEE Access（2022）
Key words
Gate-all-around FET,process design kit,parasitic extraction,benchmark,air spacer
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined