Efficient and Lightweight In-memory Computing Architecture for Hardware Security
arxiv(2022)
摘要
The paper proposes in-memory computing (IMC) solution for the design and
implementation of the Advanced Encryption Standard (AES) based cryptographic
algorithm. This research aims at increasing the cyber security of autonomous
driverless cars or robotic autonomous vehicles. The memristor (MR) designs are
proposed in order to emulate the AES algorithm phases for efficient in-memory
processing. The main features of this work are the following: a memristor 4bit
state element is developed and used for implementing different arithmetic
operations for AES hardware prototype; A pipeline AES design for massive
parallelism and compatibility targeting MR integration; An FPGA implementation
of AES-IMC based architecture with MR emulator. The AES-IMC outperforms
existing architectures in both higher throughput, and energy efficiency.
Compared with the conventional AES hardware, AES-IMC shows 30
enhancement with comparable throughput. As for state-of-the-art AES based NVM
engines, AES-IMC has comparable power dissipation, and 62
throughput. By enabling the cost-effective real-time deployment of the AES, the
IMC architecture will prevent unintended accidents with unmanned devices caused
by malicious attacks, including hijacking and unauthorized robot control.
更多查看译文
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要