Superior electrostatic control in uniform monolayer MoS2 scaled transistors via in-situ surface smoothening

2021 IEEE International Electron Devices Meeting (IEDM)(2021)

引用 7|浏览7
暂无评分
摘要
Transistors with $2\mathrm{D}$ materials hold the promise for extreme gate length scaling enabled by the very thin channel, hence ultimate electrostatic control. However, to date, little has been demonstrated as channel defectivity impacts SS and variability. Here we report the demonstration of short channel transistors with $\mathrm{I}_{\text{OFf}}\leq 10\text{pA}/\mu \mathrm{m}$ for ultra-scaled devices, $\mathrm{I}_{\text{ON}}/\mathrm{I}_{\text{OFF}} >10^{7}$, low median $\text{SS}_{\min}$ of 68mV/dec, and low VT variation with Pelgrom slope ($\mathrm{A}_{\text{VT}}$, a variability index) of $2.2\text{mV}-\mu \mathrm{m}$. This is similar to sub-10nm fin width $(\mathrm{W}_{\text{fin}})$ Si FinFETs $(\text{EOT} =0.8\text{nm})$ with $\mathrm{A}_{\text{VT}}=2.5\text{mV}-\mu \mathrm{m}$. The statistical analysis has been performed on more than 15000 devices, with smooth monolayer Mos2 deposited via MOCVD and an in-situ surface smoothening method, which precisely controls monolayer thickness and uniformity.
更多
查看译文
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要