Correction to “A 0.41 pJ/Bit 10 Gb/s Hybrid 2 IIR and 1 Discrete-Time DFE Tap in 28 nm-LP CMOS”

Shayan Shahramian, Anthony Chan Carusone

IEEE Journal of Solid-state Circuits（2015）

引用 0|浏览0

暂无评分

摘要

Presents corrections to the paper, “A 0.41 pJ/bit 10 Gb/s hybrid 2 IIR and 1 discrete-time DFE tap in 28 nm-LP CMOS,” (Shahramian, S.) IEEE J. Solid-State Circuits, vol. 50, no. 7, pp. 1722–1735, Jul. 2015.

查看译文

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要