A Novel Multi-Chip Stacking Technology Development Using a Flip-Chip Embedded Interposer Carrier Integrated in Fan-out Wafer-Level Packaging
2021 IEEE 71st Electronic Components and Technology Conference (ECTC)（2021）
Key words
EIC,embedded interposer carrier,Fan-out,wafer-level packaging,FO-WLP,Process development,electrical test
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined