A Multiplier-Less Convolutional Neural Network Inference Accelerator for Intelligent Edge Devices

IEEE Journal on Emerging and Selected Topics in Circuits and Systems(2021)

引用 6|浏览3
暂无评分
摘要
As the demand for neural network operations on edge devices increases, energy-efficient neural network inference solutions become necessary. To this end, this paper proposes a compact 4-bit number format (SD4) for neural network weights. In addition to significantly reducing the amount of neural network data transmission, SD4 also reduces the neural network convolution operation from multiplicatio...
更多
查看译文
关键词
Convolutional neural networks,Training,Convolution,Field programmable gate arrays,Quantization (signal),Graphics processing units,Encoding
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要