Ternary Sense Amplifier Design for Ternary SRAM

2021 18th International SoC Design Conference (ISOCC)(2021)

引用 0|浏览2
暂无评分
摘要
This paper proposes the design of a Ternary Sense Amplifier (T-SA) using Samsung-28nm fabrication process that can sense three states, which are VDD, VDD/2, and GND. The T-SA has a ternary inverter back-to-back structure, and is configured as a latch type. The trade-off relationship between sensing margin and sensing speed was analyzed according to the size. The T-SA may enable the realization of ...
更多
查看译文
关键词
Semiconductor device modeling,Fabrication,Latches,Random access memory,Multivalued logic,Inverters,Sensors
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要