Continuous-time sampler circuits

Hajime Shibata, Brian Holford,Trevor Clifford Caldwell, Siddharth Devarajan

user-5d4bc4a8530c70a9b361c870(2021)

引用 0|浏览17
暂无评分
摘要
A continuous-time sampler has series-connected delay lines with intermediate output taps between the delay lines. Signal from an output tap can be buffered by an optional voltage buffer for performance. A corresponding controlled switch is provided with each output tap to connect the output tap to an output of the continuous-time sampler. The delay lines store a continuous-time input signal waveform within the propagation delays. Controlling the switches corresponding to the output taps with pulses that match the propagation delays can yield a same input signal value at the output. The continuous-time sampler effectively “holds” or provides the input signal value at the output for further processing without requiring switched-capacitor circuits that sample the input signal value onto some capacitor. In some cases, the continuous-time sampler can be a recursively-connected delay line. The continuous-time sampler can be used as the front end sampler in a variety of analog-to-digital converters.
更多
查看译文
关键词
Signal,Waveform,Electronic circuit,Capacitor,Front and back ends,Voltage,Converters,Line (geometry),Electronic engineering,Computer science
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要