Evaluation of STT-MRAM L3 Cache in 7nm FinFET Process
2018 International Conference on Electronics, Information, and Communication (ICEIC)（2018）
Key words
FinFET,L3 cache,SRAM,STT-MRAM
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined