Fast buffered clock tree synthesis in multi corner multi mode scenario

2018 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC)(2018)

引用 0|浏览2
暂无评分
摘要
As CMOS technology continuously scales down, robust clock tree synthesis (CTS) has become increasingly critical in high-performance synchronous chip design. Recently, the process variation during manufacturing affects the performance of the circuit design. In this paper, we proposed fast buffered clock tree synthesis (FBCTS) in multi-corner multi-mode (MCMM) scenario. The ISPD '09 benchmark is used to verify the proposed method. The experiment results show our method reduce about 59% of computation time compared to existing method.
更多
查看译文
关键词
skew,process variation,MCMM,DME,CTS
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要