A Sub-50fs-Jitter Sub-Sampling PLL with a Harmonic-Enhanced 30-Ghz-fundemental Class-C VCO in 0.18µm SiGe BiCMOS
ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC)（2021）
Key words
voltage-controlled oscillators (VCO),phase-locked loops (PLL),millimeter-wave (mmW),30GHz,SiGe BiCMOS
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined