Energy efficient spiking neural network processing using approximate arithmetic units and variable precision weights

•A field-programmable gate array (FPGA) based spiking neural network (SNN) accelerator architecture is proposed.•Approximate arithmetic units are utilized to realize energy efficient hardware implementation.•A variable precision method is proposed to minimize bit-width of weights.•The feasibility of utilizing the proposed method is verified via different SNN models.