Tile-Based Architecture Exploration for Convolutional Accelerators in Deep Neural Networks

Yang-Tsai Chen, Yu-Xiang Yen, Chun-Tse Chen, Tzu-Yu Chen,Chih-Tsun Huang,Jing-Jia Liou,Juin-Ming Lu

2021 IEEE 3rd International Conference on Artificial Intelligence Circuits and Systems (AICAS)(2021)

引用 2|浏览0
暂无评分
摘要
This paper presents the tile-based DCNN accelerator architecture. The hierarchical interconnection networks enable distributed data delivery to maximize the data bandwidth both for the conventional and depthwise convolution layers. An exploration tool is also developed to optimize architectural parameters under the trade-off among specific performance, power, and area. The case study shows that ou...
更多
查看译文
关键词
Multiprocessor interconnection,Convolution,Circuits and systems,Scalability,Conferences,Neural networks,Distributed databases
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要