High Resolution Time-to-Digital Converter Design with Anti-PVT-Variation Mechanism

Akhil Avilala, Shiva Reddy,Durga Srikanth Kamarajugadda,Sivaperumal Sampath,Ponnan Suresh,Chua-Chin Wang

2021 IEEE 4th International Conference on Electronics Technology (ICET)（2021）

引用 3|浏览1

暂无评分

摘要

This paper presents a 5.4-ps resolution with anti-PVT-variation Time-to-Digit Converter (TDC) using 90-nm CMOS technology. This proposed TDC uses the two-step architecture in which the first stage is Buffer Delay line to get a wide dynamic range and then the delayed start and stop signals are given to the second stage (Vernier Delay line) by an edge detector for higher resolution. This whole two-s...

查看译文

关键词

Temperature sensors,Temperature measurement,Image edge detection,Detectors,Resists,Dynamic range,Delay lines

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要