1.5-Nm Node Surrounding Gate Transistor (SGT)-SRAM Cell with Staggered Pillar and Self-Aligned Process for Gate, Bottom Contact, and Pillar
2021 IEEE INTERNATIONAL MEMORY WORKSHOP (IMW)（2021）
关键词
SGT,surrounding gate transistor,vertical,nanowire,pillar,SRAM,high density,self-aligned
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要