Timing Critical Path Validation for Intel ATOM Cores Using Structural Test

This paper describes a novel methodology of creating scan-based at-speed structural patterns to analyze and validate functional critical paths on latch-based high performance CPU cores. Silicon data comparison with traditional transition fault patterns and functional patterns are conducted and reported to illustrate the effectiveness of the proposed scheme.