Threshold Switching Enabled Sub-pW-Leakage, Hysteresis-Free Circuits

IEEE Transactions on Electron Devices(2021)

引用 2|浏览6
暂无评分
摘要
In this article, we present ultralow leakage logic circuits by combining 3-D memristors with CMOS transistors. Significant leakage current reductions of up to 99% are found by experiments and simulation for a memristive hybrid-inverter if compared with a conventional inverter. Likewise, circuit simulations of memristive hybrid ring oscillators, NAND, or full adders show more than 100% gain in ener...
更多
查看译文
关键词
Inverters,Switches,Memristors,Hysteresis,Current measurement,Voltage measurement,Threshold voltage
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要