Memristor-Based HTM Spatial Pooler With On-Device Learning for Pattern Recognition

IEEE Transactions on Systems, Man, and Cybernetics: Systems(2022)

引用 49|浏览23
暂无评分
摘要
This article investigates hardware implementation of hierarchical temporal memory (HTM), a brain-inspired machine learning algorithm that mimics the key functions of the neocortex and is applicable to many machine learning tasks. Spatial pooler (SP) is one of the main parts of HTM, designed to learn the spatial information and obtain the sparse distributed representations (SDRs) of input patterns....
更多
查看译文
关键词
Synapses,Memristors,Resistance,Threshold voltage,Training,Task analysis,Intelligent control
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要