SoC Security Evaluation: Reflections on Methodology and Tooling

IEEE Design & Test(2021)

引用 3|浏览6
暂无评分
摘要
This article details a methodology to find bugs across multiple abstraction layers of the system, specifically at the hardware-software boundary. The article describes how existing tools can help with such methodology and limitations.
更多
查看译文
关键词
security evaluation,System-on-Chip,dynamic analysis,HardFails
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要