Celerity: An open source RISC V tiered accelerator fabric
Symp. on High Performance Chips (Hot Chips)（2017）
摘要
• TSMC 16nm FFC• 25mm2 die area (5mm x 5mm)•~ 385 million transistors• 511 RISC-V cores• 5 Linux-capable “Rocket Cores”• 496-core mesh tiled array “Manycore”• 10-core mesh tiled array “Manycore”(low voltage)• 1 Binarized Neural Network Specialized Accelerator• On-chip synthesizable PLLs and DC/DC LDO• Developed in-house
更多查看译文
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要