A Transistor-level Symmetrical Layout Generation for Analog Device

This paper introduces a transistor-level symmetrical layout generation algorithm aiming at maximum diffusionmerging to the current paths for analog circuit. We present a SAbased algorithm to symmetrically assign the transistor pair into two rows and meanwhile minimize the total wirelength and diffusion gaps. Two examples are used to demonstrate the effectiveness of our algorithm.