Verilog HDL and its ancestors and descendants

Peter Flake, Phil Moorby,Steve Golson,Arturo Salz,Simon Davidmann

Proceedings of the ACM on Programming Languages(2020)

引用 12|浏览11
暂无评分
摘要
This paper describes the history of the Verilog hardware description language (HDL), including its influential predecessors and successors. Since its creation in 1984 and first sale in 1985, Verilog has completely revolutionized the design of hardware. Verilog enabled the development and wide acceptance of logic synthesis. For large-scale digital logic design, previous schematic-based techniques have transformed into textual register-transfer level (RTL) descriptions written in Verilog. As of 2018 about 80% of integrated circuit design teams worldwide use Verilog and its compatible descendant SystemVerilog.
更多
查看译文
关键词
HDL,HILO,HVL,Superlog,SystemVerilog,Vera,Verilog
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要