Gate Array Using Low-Temperature Poly-Si Thin-Film Transistors

IEICE TRANSACTIONS ON ELECTRONICS(2020)

引用 0|浏览4
暂无评分
摘要
We have designed gate arrays using low-temperature poly-Si thin-film transistors and confirmed the correct operations. Various kinds of logic gates are beforehand prepared, contact holes are later bored, and mutual wiring is formed between the logic gates on demand. A half adder, two-bit decoder, and flip flop are composed as examples. The static behaviors are evaluated, and it is confirmed that the correct waveforms are output. The dynamic behaviors are also evaluated, and it is concluded that the dynamic behaviors of the gate array are less deteriorated than that of the independent circuit.
更多
查看译文
关键词
gate array, low-temperature poly-Si (LTPS), thin-film transistor (TFT)
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要