Dual damascene aluminum for 1-Gbit DRAMs
SOLID STATE TECHNOLOGY(1998)
摘要
An advanced four-level interconnect process with three levels of minimum pitch (0.35 mu m) dual damascene wiring is illustrated in this article. This novel process sequence is designed for a 1-Gbit DRAM (0.175 mu m generation), and provides up to a 10% saving in chip area over a conventional three-level scheme. The electromigration and stress-migration performance of dual damascene Al is far superior to that of traditional RIE Al, alleviating the need to use Cu for improved reliability.
更多查看译文
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要