Evaluating Celerity: A 16-nm 695 Giga-RISC-V Instructions/s Manycore Processor With Synthesizable PLL

IEEE Solid-State Circuits Letters(2019)

引用 24|浏览190
暂无评分
摘要
This letter presents a 16-nm 496-core RISC-V network-on-chip (NoC). The mesh achieves 1.4 GHz at 0.98 V, yielding a peak throughput of 695 Giga RISC-V instructions/s (GRVIS), a peak energy efficiency of 314.89 GRVIS/W, and a record 825 320 CoreMark benchmark score. Unlike previously reported [1] , this new score was obtained without modifying the core benchmark code. The main feature is the NoC architecture, which uses only $1881~\mu \text{m}^{2}$ per router node, enables highly scalable and dense compute, and provides up to 361 Tb/s of aggregate bandwidth.
更多
查看译文
关键词
Celerity,manycore,network-on-chip (NoC),RISC-V
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要