Genetic algorithms for scheduling in a CPU/FPGA architecture with heterogeneous communication delays.

•We consider a heterogeneous architecture scheduling problem.•We consider the assumption of communication delays on a CPU/FPGA architecture.•The aim is to minimize the makespan.•Two genetic algorithms are proposed and compared.•We identify one effective algorithm providing satisfactory solutions in short computation time.