22FDX® fMAX Optimization through Parasitics Reduction and GM Boost
ESSDERC 2019 - 49th European Solid-State Device Research Conference (ESSDERC)(2019)
摘要
This paper proposes three methods of reducing device gate resistance and parasitic capacitance while boosting transconductance of MOSFET on 22FDX
®
. The f
MAX
can be improved by 50% and up to 75% for NFET and PFET with respect to a standard 2.0µm finger width layout, respectively.
更多查看译文
关键词
RF,FDSOI,FMAX,FT,GATE RESISTANCE REDUCTION,PARASITIC CAPACITANCE REDUCTION
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要