A −68 dB THD, 0.6 mm 2 Active Area Biosignal Acquisition System With a 40–320 Hz Duty-Cycle Controlled Filter
IEEE Transactions on Circuits and Systems I-regular Papers(2020)
摘要
This paper presents a reconfigurable front-end (FE) circuit for acquiring various low-frequency biomedical signals. An energy and area-efficient tunable filter is proposed for adapting the FE bandwidth to the signal of interest. The filter is designed using a switched-R-MOSFET-C (SRMC) technique to realize the needed ultra-low cutoff frequency. An 8-bit SAR ADC, following the filter, quantizes the signal, while the SAR control logic is re-used to accurately program the filter bandwidth from 40 Hz to 320 Hz with a 40 Hz step. The prototype chip includes the complete FE system, formed of an instrumentation amplifier (IA), a programmable-gain amplifier (PGA), and the proposed tunable filter followed by the SAR ADC. Implemented in 0.13
$\mu \text{m}$
CMOS technology, the IC occupies a 0.6 mm
2
active area while consuming 6.3
$\mu \text{W}$
dc power from a 2-V supply. Measurement results show a FE gain range of 43–55 dB with an integrated input-referred noise (
${V_{\text {IRN}}}$
) of 3.45
$\mu V_{\text {rms}}$
, a 66 dB dynamic range (DR), and a total-harmonic distortion (THD) of −68 dB at an input amplitude of 6
$\text{m}V_{PP}$
. The effective number of bits (ENOB) for the ADC is 7.921 bits at 1-kS/s. In real-time Electrocardiogram (ECG), Electromyography (EMG), and Electroencephalography (EEG) measurements, high-fidelity waveforms are acquired using the proposed FE IC, validating the system’s reconfigurability and high-linearity.
更多查看译文
关键词
Bandwidth,Iron,Clocks,Electromyography,Electroencephalography,Integrated circuits,Electrocardiography
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要