A 1.4 GHz 695 Giga Risc-V Inst/s 496-Core Manycore Processor with Mesh On-Chip Network and an All-Digital Synthesized PLL in 16nm CMOS
2019 Symposium on VLSI Circuits（2019）
关键词
all-digital synthesized PLL,695 Giga RISC-V instructions,NoC architecture,CoreMark benchmark score,GRVIS,RISC-V network-on-chip,mesh on-chip network,manycore processor,frequency 1.4 GHz,voltage 0.98 V
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要