A Low Voltage Stochastic Flash Adc Without Comparator
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES(2019)
摘要
A low voltage stochastic flash ADC (analog-to-digital converter) is presented, with an inverter-based comparative unit which is used to replace comparator for comparison. Aiming at the low voltage and low power consumption, a key of our design is in the simplicity of the structure. The inverter-based comparative unit replacing a comparator enables us to decrease the number of transistors for area saving and power reduction. We insert the inverter-chain in front of the comparative unit for the signal stability and discuss an appropriate circuit structure for the resolution by analyzing three different ones. Finally, we design the whole stochastic flash ADC for verifying our idea, where the supply voltage can go down to 0.6V on the 65 nm CMOS process, and through post-layout simulation result, we can observe its advantage visually in voltage, area and power consumption.
更多查看译文
关键词
low voltage, analog-to-digital converter, stochastic flash ADC, inverter-chain, Wallace tree adder
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络