Fault-tolerant Systolic Array Based Accelerators for Deep Neural Network Execution

Editor’s note: Systolic array is embracing its renaissance after being accepted by Google TPU as the core computing architecture of machine learning acceleration. In this article, the authors propose two strategies to enhance fault tolerance of systolic array based deep neural network accelerators. —Yiran Chen, Duke University