High Throughput/Gate FN-Based Hardware Architectures for AES-OTR

Rei Ueno
Rei Ueno
Tomonori Iida
Tomonori Iida

international symposium on circuits and systems, 2019.

Cited by: 1|Bibtex|Views8|Links
EI

Code:

Data:

Your rating :
0

 

Tags
Comments