New level doubling architecture of cascaded Multilevel inverter

IET Power Electronics(2019)

引用 12|浏览7
暂无评分
摘要
This study presents a new topology of single-phase cascaded multilevel inverter (CMLI). The proposed topology offers an optimised DC source utilisation, reduced switch count and curtailment of active switches in the conduction path for minimising power losses. It can produce almost twice the number of output voltage steps in comparison to the cascaded H-bridge, hence named level-doubling architect...
更多
查看译文
关键词
invertors,network topology,power semiconductor switches
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要