A 40–80 Gb/s PAM4 wireline transmitter in 65nm CMOS technology

Fangxu Lv,Xuqiang Zheng,Shuai Yuan,Ziqiang Wang,Yajun He,Chun Zhang,Zhihua Wang,Jianye Wang

Midwest Symposium on Circuits and Systems Conference Proceedings（2017）

引用 2|浏览25

暂无评分

摘要

This paper presents a 40-80 Gb/s quarter rate PAM4 wireline transmitter. The transmitter incorporates a 2-tap feed-forward equalizer (FFE) based on multiple-multiplex (MUX) and a parallel PRBS7 generator. The transmitter is achieved in 65nm CMOS technology and supplied with 1.2V. The simulation results show that the proposed transmitter can work at 40-80 Gb/s with 4-level pulse amplitude modulation (PAM4) and consumes 173mW at 80 Gb/s.

查看译文

关键词

SerDes,PAM4,FFE,multiple-multiplexer

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要