A Hierarchical Multiclassifier System for Automated Analysis of Delayered IC Images.

A robust and accurate machine learning based hierarchical multiclassifier system is proposed to automate the retrieval of interconnection information from delayered integrated circuits images. The proposed system replaces labor-intensive manual annotation process and provides an effective approach for the automated analysis of state-of-the-art deep submicron IC chips.