Securing Hardware Accelerators: A New Challenge for High-Level Synthesis
Embedded Systems Letters, Volume 10, Issue 3, 2018, Pages 77-80.
High-level synthesis (HLS) tools have made significant progress in the past few years, improving the design productivity for hardware accelerators and becoming mainstream in industry to create specialized system-on-chip architectures. Increasing the level of security of these heterogeneous architectures is becoming critical. However, stat...More
Full Text (Upload PDF)
PPT (Upload PPT)