Hybrid Quick Error Detection: Validation and Debug of SoCs through High-Level Synthesis

Keith A. Campbell,David Lin,Leon He,Liwei Yang,Swathi T. Gurumani,Kyle Rupnow,Subhasish Mitra,Deming Chen

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems（2019）

引用 3|浏览74

暂无评分

摘要

Validation and debug challenges of system-on-chips (SoCs) are getting increasingly difficult. As we reach the limits of Dennard scaling, efforts to improve system performance and energy efficiency have resulted in the integration of a wide variety of complex hardware accelerators in SoCs. Hence, it is essential to address the validation and debug of hardware accelerators. High-level synthesis (HLS...

查看译文

关键词

Computer bugs,Hardware,Testing,C++ languages,Software,Integrated circuit modeling,Tools

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要