An R2R-DAC-Based Architecture for Equalization-Equipped Voltage-Mode PAM-4 Wireline Transmitter Design.

Boyu Hu,Yuan Du,Rulin Huang,Jeffrey Lee,Young-Kai Chen,Mau-Chung Frank Chang

IEEE Transactions on Very Large Scale Integration (VLSI) Systems（2017）

引用 6|浏览12

暂无评分

摘要

This brief presents a wireline transmitter architecture, enabling multilevel signaling with feedforward equalization (FFE) in voltage-mode. A compact R2R-DAC-based front end is proposed and analyzed in terms of its speed, power consumption, and linearity. A voltage-mode PAM-4 transmitter with 2-tap FFE utilizing the proposed architecture is implemented in the 65-nm CMOS technology. It achieves a d...

查看译文

关键词

Resistors,Optical transmitters,Loading,Parasitic capacitance,Integrated circuit modeling,Resistance

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要