A Hysteresis Comparator For Level-Crossing Adc

2017 29th Chinese Control And Decision Conference (CCDC)(2017)

引用 5|浏览1
暂无评分
摘要
Sensors are used to collect the natural signals, including rarely change signals. Level-crossing ADC (LC-ADC) employs the idea of irregular sampling, which is adapted to convert the sparse signals. The comparator is an important block of the converter and hysteresis is useful for removing erroneous sampling due to noise. Two hysteresis comparators are presented, one is used in the detection of the signal down and the other is used in the detection of the signal up. The comparators have been implemented in 0.18 mu m CMOS technology, the area is 940.7 mu m(2) and 864.5 mu m(2) respectively, and the propagation delay for the low-to-high transition is 9.5ns and the propagation delay for the high-to-low transition is 10.5ns with the common mode input voltage is 800mV.
更多
查看译文
关键词
hysteresis comparator,level-crossing ADC,comparator,unbalanced differential pair
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要