Unified systolic array architecture for finite field multiplication and inversion.

Atef Ibrahim,Turki F. Al-Somani,Fayez Gebali

Computers & Electrical Engineering（2017）

引用 19|浏览5

暂无评分

摘要

•Propose a regular technique for exploring the unified hardware structure.•Develop a novel unified systolic array structure for the multiplication and inversion algorithms over GF (2m).•Provide ASIC and FPGA implementations for the proposed and the previously published designs.

查看译文

关键词

Finite field inversion,Cryptosystems,Systolic arrays,Hardware security,Resource-constrained applications,ASIC

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要