The Design and Implementation of a Latency-Aware Packet Classification for OpenFlow Protocol based on FPGA
Proceedings of the 2018 VII International Conference on Network, Communication and Computing(2018)
摘要
Packet classification has been recognized as one of the most significant functions in contemporary network infrastructures. Furthermore, a number of modern applications such as IoTs contain very strict constraints on the latency of network transmissions. This paper presents the design and implementation of a novel packet classification based on FPGA architecture. The proposed design contains a Latency Compression Scheme (LCS) to achieve the low-latency packet processing. Furthermore, this structure supports 12-tuple fields for the modern Internet traffics. The experimental results show that the proposed packet classification scheme reduces the delay of packet processing by 2.18× compared to the state-of-the-art works.
更多查看译文
关键词
FPGA, Latency-Aware, OpenFlow, Packet classification
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要