Digital Leakage Compensation For A Low-Power And Low-Jitter 0.5-To-5ghz Pll In 10nm Finfet Cmos Technology

2019 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC)(2019)

引用 17|浏览11
暂无评分
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要