Area-efficient nonvolatile carry chain based on pass-transistor/atom-switch hybrid logic

JAPANESE JOURNAL OF APPLIED PHYSICS(2016)

引用 4|浏览45
暂无评分
摘要
For the first time, an area-efficient nonvolatile carry chain combining look-up tables and a pass-transistor-logic-based adder is newly developed using complementary atom switches without additional CMOS circuits. A proposed tristate switch composed of three pairs of complementary atom switches selects one of "0", "1", and the "carry_in" signal as the input of a common multiplexer for both a look-up table and an adder. The developed nonvolatile carry chain achieves the reductions of 20% area, 17% delay, and 17% power consumption, respectively, in comparison with a conventional nonvolatile carry chain using dedicated CMOS gates. (C) 2016 The Japan Society of Applied Physics
更多
查看译文
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要