Synergistic Topology Generation and Route Synthesis for On-Chip Performance-Critical Signal Groups

    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 1147-1160, 2018.

    Cited by: 7|Bibtex|Views27|Links
    EI WOS
    Keywords:
    RoutingTopologyPinsSystem-on-chipSolid modelingMore(2+)

    Abstract:

    As very large scale integration technology scales to deep submicron, design for interconnections becomes increasingly challenging. The traditional bus routing follows a sequential bit-by-bit order, and few works explicitly target interbit regularity for signal groups via multilayer topology selection. To overcome these limitations, we pre...More

    Code:

    Data:

    Your rating :
    0

     

    Tags
    Comments