Latency study of the High Performance Time to Digital Converter for the ATLAS Muon Spectrometer trigger upgrade

JOURNAL OF INSTRUMENTATION(2017)

引用 1|浏览13
暂无评分
摘要
The High Performance Time to Digital Converter (HPTDC), a multi-channel ASIC designed by the CERN Microelectronics group, has been proposed for the digitization of the thin-Resistive Plate Chambers (tRPC) in the ATLAS Muon Spectrometer Phase-1 upgrade project. These chambers, to be staged for higher luminosity LHC operation, will increase trigger acceptance and reduce or eliminate the fake muon trigger rates in the barrel-endcap transition region, corresponding to pseudo-rapidity range 1 更多
查看译文
关键词
Digital electronic circuits,Front-end electronics for detector readout,Radiation-hard electronics,Trigger concepts and systems (hardware and software)
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要