Bursty Jitter In High-Speed I/O Due To Power-State Transition And Its Impact On Signal Integrity
2016 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC)(2016)
摘要
Accurately predicting power supply noise (PSN) induced jitter is crucial to link signal integrity analysis. PSN induced jitter becomes more severe with a decreased supply level, or increased design density. It exhibits strong time dependence due to power management technique employed in low-power design. For the first time, the bursty nature of PSN-induced jitter during power-state transition is accurately accounted for in full link signal-integrity analysis. We present that power state transition frequency has a major impact on I/O link total jitter. This phenomenon that will be demonstrated with jitter simulations can be utilized to prevent over-design provided architecture-level wake-up behavior is determined.
更多查看译文
关键词
supply noise,power state transition,I/O link jitter,power wake-up,total jitter,jitter specification
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要