Implementation of TFET SPICE Model for Ultra-Low Power Circuit Analysis

Chika Tanaka,K. Adachi, Motohiko Fujimatsu,Akira Hokazono, Yoshiyuki Kondo,Shigeru Kawanaka

IEEE Journal of the Electron Devices Society(2016)

引用 21|浏览21
暂无评分
摘要
We proposed a compact model for tunneling field effect transistors (TFETs), which combines BSIM4. Our proposed model for tunneling current is based on a drift-diffusion model under the gradual-channel approximation. The total charge for the drain current has been described by a weighted sum of the tunneling charge and the oxide charge for gate-to-source overlap region. In order to obtain TFETs com...
更多
查看译文
关键词
TFETs,Integrated circuit modeling,Semiconductor device modeling,Tunneling,Logic gates,MOSFET,Leakage currents
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要