Design Of A High Precision Chip For Detecting Electric Arc

IECON 2015 - 41ST ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY(2015)

引用 1|浏览9
暂无评分
摘要
A novel kind of chip which is used in high precision and low cost arc detection circuit (leakage detection included) was designed. Based on CSMC's 0.5 mu m process, the pad is specially designed to produce a specific capacitor. Cascode current mirror and trimming capacitors are used to generate a precise timing signal. High speed, large bandwidth and low offset op-amps with rail to rail output stage are used to realize the function of precise amplification of the current information. The chip is designed and simulated on the platform of Cadence. The experimental result shows that the chip can detect arc which is wider than 150ns and generate the corresponding interrupt signal.
更多
查看译文
关键词
electric arc detection circuit,leakage detection,CSMC process,cascode current mirror,trimming capacitor,timing signal generation,op-amp,rail to rail output stage,amplification,Cadence platform,size 0.5 mum
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要