A Study on Monolithic 3-D RF/AMS ICs: Placing Digital Blocks Under Inductors
2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)(2018)
摘要
The placement of bottom tier blocks under top-tier inductors could significantly improve the area-efficiency of M3D RF/AMS circuits, paving the way for new applications of this integration technology. This work investigates the potential of placing digital blocks in the bottom tier, underneath top tier inductors. A design-technology co-optimization flow is applied and a number of design guidelines are suggested. These guidelines ensure high electromagnetic isolation between the two tiers, with minimum penalties on the loading of bottom tier wires, as well as on the inductor’s performance.
更多查看译文
关键词
Inductors,Wires,Metals,Adders,Capacitance,Q-factor,Loading
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络