ILP-Based Modulo Scheduling and Binding for Register Minimization

Patrick Sittel
Patrick Sittel
Martin Kumm
Martin Kumm

FPL, pp. 265-271, 2018.

Cited by: 5|Bibtex|Views2|Links
EI

Abstract:

A key element for achieving high throughput, e.g. circuits generated with high-level synthesis (HLS) methods and model-based hardware design, is the use of modulo scheduling. Integer linear programming (ILP)-based modulo schedulers are capable of computing schedules that are optimal regarding throughput and latency, while keeping run time...More

Code:

Data:

Your rating :
0

 

Tags
Comments